KL-5111

Technical Documentation Incremental Encoder Interface

Please keep for further use !

Edition date/Rev. date: Document no./Rev. no.: Software version: File name: Author: 27.07.1998 TRS - V - BA - GB - 0126 - 00 1.0 TRS-V-BA-GB-0126.DOC KOH

TRSystemtechnik GmbH Eglishalde 6 D-78647 Trossingen Germany Tel. +49 - (0) 7425 / 228-0 Fax +49 - (0) 7425 / 228-34



Imprint

TRSystemtechnik GmbH

D-78647 Trossingen Eglishalde 6 Tel.: (++49) 07425/228-0 Fax: (++49) 07425/228-34

© Copyright 1998 TRSystemtechnik

Guarantee

In our ongoing efforts to improve our products, TRSystemtechnik reserve the right to alter the information contained in this document without prior notice.

Printing

This manual was edited using text formatting software on a DOS personal computer. The text was printed in *Arial*.

Fonts

Italics and **bold** type are used for the title of a document or to emphasize text passages.

Passages written in Courier show text which is visible on the display as well as software menu selections.

"< >" refers to keys on your computer keyboard (e.g. <RETURN>).

Note

Text following the "NOTE" symbol describes important features of the respective product.

Copyright Information ©

MS-DOS is a registered trademark of Microsoft Corporation.



Revision History

i

Note:

The cover of this document shows the current revision status and the corresponding date. Since each individual page has its own revision status and date in the footer, there may be different revision statuses within the document.

Document created:

27.07.1998


Revision	Date



Table of contents

Incremental Encoder Interface KL-5111	.5
Technical data	.5
Description of functions	.6
Terminal configuration	.7
Register Communication KL-5111	.8
Annex	.14





Incremental Encoder Interface KL-5111

Top View

Contact Assembly

Technical data	KL-5111
Sensor connection	A, B, C
Sensor operating voltage	24 V DC
Counter	16 bits binary (period measurement possible)
Cut off frequency	1 MHz
Quadrature decoder	4-fokd evaluation
Zero pulse latch	16 bits
Commands	read, set, activate
Supply voltage	24 V DC (20 V 29 V)
Current consumption of Power contacts	0.1 A (without sensor, load current)
Bit width in the Process image	2 x 16 bits data, 1 x 8 bits control/status
Current consumption from T-Bus	30 mA
Weight approx	60 g
Operating temperature	0°C +55°C
Storage temperature	-25°C +85°C
Relative humidity	95%, no condensation
Vibration/shock resistance	conforms to IEC 68-2-6 / IEC 68-2-27
EMC resistance Burst / ESD	conforms to EN 61000-4-4 / EN 61000-4-2, limit EN 50082-2
Installation position	any
Type of protection	IP20



Description of functions

	The incremental encoder interface terminal KL-5111 enables the connection of any incremental encoders to the bus coupler or to the controller. The terminal can be operated in two modes (which can be set via the feature register). The terminal is supplied as an incremental encoder interface. In this mode, the terminal evaluates the sensor signals A, B, C as a four-fold quadrature decoder. The sensor is powered with the available power supply voltage (24 V DC). The KL-5111 can also be used as a 16-bit up/down counter. A period measurement with a resolution of 200 ns of the input A is possible independently of the set mode.
LED display	The sginal LEDs indicate the status of the sensor inputs A, B, C. The corresponding LED is activated with every high signal at the input.
Connections	A, B, zero signals Screen connection 24 V DC power contacts for sensor powering with automatic potential bridging to the neighbouring terminal
Operating modes	These can be set via the feature register (default: incremental encoder):
	A, B, zero pulse incremental encoder
	Up/down counter with: - A = Count , the positive edges of the input pulses are counted - B = Up/down input B = 0: up counting direction B = 1: down counting direction - C = Gate input C = 0: counter enabled C = 1: counter disabled
Functions	 Counting Counter setting Arming the zero pulse and storing the valid value Determining the period between two pulses with a resolution of two 200 ns (the time between two positive edges of the input signal A is evaluated) Indication of the input signals A, B, C, in the process data Inidcation of a counter overflow or underflow.
Process data	The KL-5111 occupies 6 bytes of input data and 6 bytes of output data. The control/status byte is at the least significant byte offset. The data word D0/D1 contains the counter word (read/set) and the data word D3/D4 contains the latch word (read).




Terminal configuration

The terminal can be configured and parametrized via the internal register structure.


Each terminal channel is mapped in the bus coupler. The data of the terminal is mapped differently in the memory of the bus coupler depending on the type of the bus coupler and on the set mapping configuration (eg Motorola/ intel format, word alignment,...). Contrary to the analog input and output terminals, in the case of the KL-5111 the control and status byte is always mapped regardless of the higher-level field bus system.

TRS LightbusIn the case of the TRS Lightbus coupler BK2000, the control /status byte iscoupler BK2000also always (ie in the case of all analog terminals) mapped in addition to
the data bytes. It is always in the low byte at the offset address of the
terminal channel.



To the bus terminal


Profibus coupler BK3000 In the case of the Profibus coupler BK3000, the KL-5111 is always mapped with 6 bytes of input data and 6 bytes of output data.





Interbus coupler BK4000

By default, the Interbus coupler BK4000 maps the KL-5111 with 6 bytes of input data and 6 bytes of output data.



To the bus terminal

Other bus couplers and
further informationYou will find further information on the mapping configuration of bus
couplers in the annex of the respective bus coupler manual and under the
heading of "Configuration of Masters".

ReferenceThe annex contains an overview of possible mapping configurations
depending on the parameters that can be set.

Parametrization with
the KS2000 softwareIndependently of the field bus system, parameters can be set via the serial
configuration interface in the bus coupler using the TRS KS2000
configuration software.

Register Communication KL-5111

General register description Complex terminals that possess a processor are capable of bidirectionally exchanging data with the higher-level control system. Below, these terminals are referred to as intelligent bus terminals. They include the analog inputs (0-10V, -10-10V, 0-20mA, 4-20mA), the analog outputs (0-10V, -10-10V, 0-20mA, 4-20mA), serial interface terminals (RS485, RS232, TTY, data transfer terminals), counter terminals, the encoder interface, the SSI interface, the PWM terminal and all other parametrizable terminals.

Internally, all intelligent terminals possess a data structure that is identical in terms of its essential characteristics. This data area is organized in words and embraces 64 memory locations. The essential data and parameters of the terminal can be read and adjusted by way of this structure. Function calls with corresponding parameters are also possible. Each logical channel of an intelligent terminal has such a structure (therefore, 4-channel analog terminals have 4 register sets).



This structure is broken down into the following areas: (You will find a list of all registers at the end of this documentation).

	Δ	Address		
	Area Process variables	0-7		
	Type-register	8-15		
	Manufacturer parameters	16-31		
	User parameters	32-47		
	Extended user area	48-63		
Process variables	R0 - R7 Registers in the terminal's internal RAM The process variables can be used in addition to the actual process image and their functions are specific to the terminal.			
	R0 - R5: These registers have a terminal type.	function that depends on the		
	R6: Diagnostic register The diagnostic register may contain additional diagnostic information. In the case of serial interface terminals, for example, parity errors that have occurred during data transfer are indicated.			
	R7: Command register High-Byte_Write = function parameter Low-Byte _Write = function number High-Byte _Read = function result Low-Byte_ Read = function number			
Type registers	R8 - R15 Registers in the terminal's internal ROM The type and system parameters are programmed permanently by the manufacturer and can only be read by the user, but cannot be modified.			
	R8: Terminal type The terminal type in register R8 is needed to identify the terminal.			
	R9: Software version X.y The software version can be read as an ASCII character string.			
	R10: Data length R10 contains the number of multiplexed shift registers and their length in bits. The bus coupler sees this structure.			
	R11: Signal channels In comparison with R10, the number of logically existing channels is located here. For example, one physically existing shift register may consist of several signal channels.			
	R12: Minimum data length The respective byte contains the minimum data length of a channel to be transferred. The status byte is omitted if the MSB is set.			



R13: Data type register

	Data type register	
	0x00	Terminal without valid data type
	0x01	Byte array
	0x02	1 byte n bytes structure
	0x03	Word array
	0x04	1 byte n word structure
	0x05	Double word array
	0x06	1 byte n double words structure
	0x07	1 byte 1 double word structure
	0x08	1 byte 1 double word structure
	0x11	Byte array with a variable logical channel length
	0x12	1 byte n bytes structure with a variable logical channel length (eg 60xx)
	0x13	Word-array with a variable logical channel length
	0x14	1 byte n words structure with a variable logical channel length
	0x15	Double word array with a variable logical channel length
	0x16	1 byte n double words structure with a variable logical channel length
	R14: not u	ised
		iment bits (RAM)
	0	
	alignment bi	terminal is set to a byte limit in the terminal bus with the ts.
Manufacturer parameters	R16 - R30 (SEEROM) is the area of the " Manufacturer Parameters"
		cturer parameters are specific to each terminal type. They are
		d by the manufacturer, but can also be modified from the
		em. The manufacturer parameters are stored permanently in a
	•	OM in the terminal and are therefore not destroyed by power
	failures.	5 51
		ters can only be modified after setting a code word in R31.
User parameters	R31 - R47	' "Application Parameters" area (SEEROM)
	The applicat modified by permanently by power fai	tion parameters are specific to each terminal type. They can be the programmer. The application parameters are stored in a serial EEPROM in the terminal and cannot be destroyed lures. From software version 2.A, the user area is write- it way of a code word.
	R31. Code	e word register in the RAM
	The code we parameters entered in th returned dur	ord 0x1235 must be entered here to enable modification of in the user area. Write protection is set if a different value is his register. When write protection is inactive, the code word is ring reading of the register. The register contains the value zero protection is active.
	This register	ure register r defines the operating modes of the terminal. For example, a c scaling can be activated for the analog I/Os.
	R33 - R47	-
		at depend on the terminal type.



Extended application area	R47-R63 These registers have not yet been implemented.
Register access via proces data transfer	
Bit 7=1: Register mode	When bit 7 of the control byte is set, the first two bytes of the user data are not used for process data transfer, but are written into or read out of the terminal's register set.
Bit 6=0: read Bit 6=1: write	In bit 6 of the control byte, you define whether a register is to be read or written. When bit 6 is not set, a register is read without modification. The value can be taken from the input process image. When bit 6 is set, the user data is written into a register. The operation is concluded as soon as the status byte in the input process image has assumed the same value as the control byte in the output process image.
Bits 0 to 5: address	The address of the register to be addressed is entered in bits 0 to 5 of control byte.
Control byte in the	

register mode

MSB							
REG=1	W/NR	A5	A4	A3	A2	A1	A0

REG = 0 : Process data transfer


REG = 1 : Access to register structure

W/NR = 0 : Read register

W/NR = 1 : Write register

A5..A0 = Register address

A total of 64 registers can be addressed with the addresses A5...A0.





The control or status byte occupies the lowest address of a logical channel. The corresponding register values are located in the following 2 data bytes (the BK2000 is an exception to this rule: here, an unused data byte is inserted after the control or status byte, thus setting the register value to a word limit).

Example Reading register 8 in the BK2000 with a KL3022 and the end terminal.

If the following bytes are transferred from the controller to the terminal,

Byte0	Byte1	Byte2	Byte3
0x88	0xXX	0xXX	0xXX

the terminal returns the following type designation (0xBCE corresponds to the unsigned interger 3022).

Byte0	Byte1	Byte2	Byte3
0x88	0x00	0xCE	0x0B

A further example Writing register 31 in the BK2000 with an intelligent terminal and the end terminal.

If the following bytes (user code word) are transferred from the controller to the terminal,

Byte0	Byte1	Byte2	Byte3
0xDF	0xXX	0x12	0x35

the user code word is set and the terminal returns the register address with the bit 7 for register access as the acknowledgement.

Byte0	Byte1	Byte2	Byte3
0x9F	0x00	0x00	0x00

Terminal-specific register descirption Application parameters

R32: feature register:

[0x0000]

Feature bit No.		Description of the operating mode
Bit 0	0/1	0: the underflow/overflow signals are output in the status byte. [0] 1: The signals A; B, C are output in the terminal's status byte.
Bit 1-14	-	Not used
Bit 15	0/1	0: encoder interface [0] 1: counter mode is activated 16-bit up/down counter Input A: counter Input B: counting direction (high = down, low = up) Input C: high = counter enabled, low = counter = disabled



CONTROL byte during process data exchange

The control byte is transferred from the controller to the terminal. It can be used in the register mode (REG = 1) or during process data exchange (REG = 0). Various actions are triggered in the KL-5111 with the control byte:

MSB

REG=0			CNT_S	RD-	EN_LA
			ET	PERIO	TC
				D	

Bit	Function
CNT_SET	The counter is set with a rising edge of CNT_SET to the value that is specified via the process data.
RD-Period	The periods between two positive edges of the input A are measured with a resolution of 200 ns. When the bit is set, this period is output in the databytes D2, D3, D4.
EN_LATC	The zero point latch (C input) is activated. With the first external latch pulse after the validity of the EN_LATC bit, the counter value is stored in the latch register (this has priority over EN_LATEX). The following pulses have no influence on the latch register when the bit is set (not used if the V/R mode is active, i.e. bit 15 is set in the feature register).

STATUS byte during process data exchange

The status byte is transferred from the terminal to the controller. The status byte contains various status bits of the KL5101.

Remark: the signal bits A, B, C are output in the data byte D2 (bits 3, 4, 5)

N	13	SI	B	

IVISD						
REG=0		OVER-	UNDE	CNTSE	RD_	LATC_
		FLOW	R-	T_	PERIO	VAL
			FLOW	ACC	D_Q	

or if bit 0 is set in the feature register

N /	c	D
IV	5	D

MOD						
REG=0	A_SIG	B-	C-	CNTSE	RD_	LATC_
	NAL	SIGNA	SIGNA	T_	PERIO	VAL
		L	L	ACC	D_Q	

Bit	
OVERFLOW	This bit is set if an overflow (65535 to 0) of the 16-bit counter occurs. It is reset if the counter exceeds a third of the measurement range (21845 to 21846) or as soon as an underflow occurs.
UNDERFLOW	This bit is set if an underflow (0 to 65535) of the 16-bit counter occurs. It is reset when the counter drops below two thirdds of the measurement range (43690 to 43689) or as soon as an overflow occurs.
CNTSET_ACC	The data for setting the counter has been accepted from the terminal.
RD_PERIOD_Q	The data bytes DIN2, DIN3, DIN4 contain the period.
LATC_VAL	A zero point latch has occurred. The data DIN3, DIN4 in the process image corresponds to the latched value when the bit is set if the period has not been requested. To reactivate the latch input, EN_LATC must first be cancelled, acknowledgement of cancellation must be waited for and then the bit must be set again. (Not used if the V/R mode is active, i.e. bit 15 is set in the feature register).
A-Signal, B-Signal, C-Signal	These bits reflect the status of the inputs A, B, C.



Annex

Mapping in the bus coupler	As already described in the chapter on terminal configuration, each bus terminal is mapped in the bus coupler. In the standard case, this mapping is done with the default setting in the bus coupler / bus terminal. This default setting can be modified with the TRS configuration software KS2000 or using master configuration software (eg ComProfibus). The following tables provide information on how KL-5111,maps itself in the bus coupler depending on the set parameters. The KL-5111 is mapped in the bus coupler depending on the set parameters. If the terminal is evaluated completely, the terminal occupies memory space in the process image of the input and outputs.							
Default: CAN CAL, CANope								
	De	eviceNet						
			I/O Offset	High Byte	Low Byte			
	Complete evaluation	= X	3					
	MOTOROLA format	= 0	2	D4	D3			
	Word alignment	= 0	1	D2	D1			
			0	D0	CT/ST			
Default: Profibus, Interbus								
			I/O Offset	High Byte	Low Byte			
	Complete evaluation	= X	3					
	MOTOROLA format	= 1	2	D3	D4			
	Word alignment	= 0	1	D2	D0			
Defendentischaltere			0	D1	CT/ST			
Default: Lightbus			1/O Offeet	Lligh Duto	Low Duto			
	Complete eveluation	V	I/O Offset	High Byte	Low Byte			
	Complete evaluation MOTOROLA format	= X	3	D4	D3			
		= 0 = 1	<u> </u>	- D1	D2 D0			
	Word alignment	= 1	0	-	CT/ST			
			0	-	01/31			
			I/O Offset	High Byte	Low Byte			
	Complete evaluation	= X	3	D3	D4			
	MOTOROLA format	= 1	2	-	D2			
	Word alignment	= 1	1	D0	D1			
	i i i i i i i i i i i i i i i i i i i	•	0	-	CT/ST			
			-	1	-			
Legend	Complete evaluation: Motorola format: The I	Motorola or Ir	ntel formal ca	n be set.	atus byte.			

Word alignment: The terminal is at a word limit in the bus coupler.

CT: Control- Byte (appears in the PI of the outputs).

ST: Status- Byte (appears in the PI of the inputs).

D0/D1: Counter word (read/set)

D2: together with D3/D4 the output for the period.

D3/D4: Latch word (read)



Table of the register set of the KL-5111

A . I . I	Description			01
Address	Description	Default value	R/W	Storage medium
R0	not used	0x0000	R	
R1	not used	0x0000	R	
R2	not used	0x0000	R	
R3	not used	0x0000	R	
R4	not used	0x0000	R	
R5	not used	0x0000	R	
R6	Diagnostic register – not used	0x0000	R	
R7	Command register - not used	0x0000	R	
R8	Terminal type	5111	R	ROM
R9	Software version number	0x????	R	ROM
R10	Multiplex shift register	0x0218	R	ROM
R11	Signal channels	0x0130	R	ROM
R12	Minimum data length	0x3030	R	ROM
R13	Data structure	0x0000	R	ROM
R14	not used	0x0000	R	
R15	Alignment register	variable	R/W	RAM
R16	Hardware version number	0x????	R/W	SEEROM
R17	not used	0x0000	R/W	SEEROM
R18	not used	0x0000	R/W	SEEROM
R19	not used	0x0000	R/W	SEEROM
R20	not used	0x0000	R/W	SEEROM
R21	not used	0x0000	R/W	SEEROM
R22	not used	0x0000	R/W	SEEROM
R23	not used	0x0000	R/W	SEEROM
R24	not used	0x0000	R/W	SEEROM
R25	not used	0x0000	R/W	SEEROM
R26	not used	0x0000	R/W	SEEROM
R27	not used	0x0000	R/W	SEEROM
R28	not used	0x0000	R/W	SEEROM
R29	not used	0x0000	R/W	SEEROM
R30	not used	0x0000	R/W	SEEROM
R31	Code word register	variable	R/W	RAM
R32	Feature register	0x0000	R/W	SEEROM
R33	not used	0x0000	R/W	SEEROM
R34	not used	0x0000	R/W	SEEROM
R35	not used	0x0000	R/W	SEEROM
R36	not used	0x0000	R/W	SEEROM
R37	not used	0x0000	R/W	SEEROM
R38	not used	0x0000	R/W	SEEROM
R39	not used	0x0000	R/W	SEEROM
R40	not used	0x0000	R/W	SEEROM
R41	not used	0x0000	R/W	SEEROM
R42	not used	0x0000	R/W	SEEROM
R43	not used	0x0000	R/W	SEEROM
R44	not used	0x0000	R/W	SEEROM
R45	not used	0x0000	R/W	SEEROM
R46	not used	0x0000	R/W	SEEROM
R47	not used	0x0000	R/W	SEEROM

TR - Systemtechnik GmbH, E	glishalde 6, 78647 Trossingen, Tel. +49 - (0) 7425-228-0, Fax +49 - ((0) 7425-228-34
Date: 27.07.1998	TRS - V - BA - GB - 0126 - 00	Page 15 of 15